收藏本站
C HAPTER 2: D ESIGN E NTRY
C ONSTRAINT E NTRY
■
Specify Design Assistant and SignalTap II settings : enable the Design
Assistant and enable the SignalTap II Logic Analyzer; specify a
SignalTap II File ( .stp ) name.
f
For Information About
Assigning project-wide settings with
the Settings dialog box
Refer To
“Module 3: Compile a Design” in the
Quartus II Interactive Tutorial
Making Timing Constraints
The TimeQuest Timing Analyzer accepts constraints in Synopsys Design
Constraint format to define the parameters for analysis. You can make
timing constraints using the commands in the TimeQuest Timing Analyzer
GUI or equivalent Tcl commands. For more information on the TimeQuest
Timing Analyzer, refer to “Chapter 5: Timing Analysis and Design
Optimization” on page 65 .
Creating Design Partitions
You can designate separate hierarchical sections of your design as design
partitions to compile incrementally, without affecting the rest of the project.
The Project Navigator, the Design Partition Planner, and the Design
Partitions window allow you to assign design partitions.
To make a LogicLock assignment for a partition, drag the partition from the
Project Navigator window directly to the LogicLock Regions window or to
a LogicLock region in the Timing Closure Floorplan. You can also right-click
the partition/entity in the Project Navigator, point to LogicLock Region ,
and then click Create New LogicLock Region .
To specify an entity as a design partition, on the Assignments menu, click
Design Partitions Window .
The Design Partitions window allows you to specify one of the following
options for Netlist Type :
■
■
Source File —directs the Compiler to compile from source design files
Post-Synthesis —preserves synthesis results for the partition (default
option for new partitions)
36
■
I NTRODUCTION TO THE Q UARTUS II S OFTWARE
A LTERA C ORPORATION
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
SW-QUARTUS-SE-FLT SUBSCRIPTION FLOATALL REPL
SW006012 C COMPILER FOR DSPIC30F FAMILY
SW006013 C COMPILER MPLAB FOR DSPIC DSC
SW006015 C COMPILER MPLAB C32
SW300003-EVAL LIBRARY SOFT MODEM-EVAL ONLY
SW300010-EVAL SPEECH RECOG LIBRARY-EVAL ONLY
SW300040-EVAL LIBRARY NOISE SUPPR-EVAL ONLY
SW300060-EVAL LIBRARY ACOUSTIC ECHO-EVAL ONLY
相关代理商/技术参数
SW-QUARTUS-SE-FLT 功能描述:开发软件 FLOATING LICENSE FOR QUARTUS II RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
SWR 制造商:RUBYCON 制造商全称:RUBYCON CORPORATION 功能描述:METALLIZED POLYESTER FILM CAPACITORS
SWR-1 制造商:Sunhayato 功能描述:
SWR100MD 功能描述:基准电压& 基准电流 Sine Wave Ref. Custom RoHS:否 制造商:STMicroelectronics 产品:Voltage References 拓扑结构:Shunt References 参考类型:Programmable 输出电压:1.24 V to 18 V 初始准确度:0.25 % 平均温度系数（典型值）:100 PPM / C 串联 VREF - 输入电压（最大值）: 串联 VREF - 输入电压（最小值）: 分流电流（最大值）:60 mA 最大工作温度:+ 125 C 封装 / 箱体:SOT-23-3L 封装:Reel
SWR-10-12 制造商:Raxxess 功能描述:Wall Mount 10RU Hinged Rack with 12" Usable Depth
SWR1062/C 制造商:BRITOOL 功能描述:RING SPANNER CRANK SLOG 1 1/16AF
SWR1125 制造商:BRITOOL 功能描述:RING SPANNER FLAT SLOG 1 1/8AF
SWR1187 制造商:BRITOOL 功能描述:RING SPANNER FLAT SLOG 1 3/16AF